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Abstract-In this paper, a technique and method is techniques to alleviate the clock jitter effects [3], [7].
presented to suppress the effect of clock-jitter in In this paper, a technique is exposed that suppresses
continuous-time delta-sigma modulators with switched- the effects of clock-jitter in the switched-current (SI)
current (current-steering) digital to analogue converters. DACs and in particular for the CT-AXMs. Comparing
A behavioural, transistor-level and noise analysis are
presented followed by circuit-level simulations. The to the other techniques, applying the proposed
proposed approach which is a switched-current type of technique to the CT modulators' feedback does not
digital to analogue conversion is fully compatible with impose any power consumption increase in the
CMOS processes and multi-bit operations which are modulator (integrators) and is fully compatible with
widely used in high speed applications. Moreover, having Switched-Current (SI) multi-bit DACs which are
a pulse-shaped output signal does not introduce extra widely used in high speed applications.
demands on the modulator and hence does not increase
the modulator's power consumption. A third-order In secton two the effect of clock-itter on CT-
continuous-time Al modulator with the proposed digital- AitMs with different DAC topologies such as SI,
to-analogue converter in its feedback was used for circuit- Switched-Capacitor (SC) and Sine (SIN) structures is
level simulations. Results proved the robustness of the discussed. The proposed Switched-Shaped-Current
technique in suppressing the clock-jitter effects. (SSI) DAC is presented in section three followed by
simulation results, evaluations and conclusions.
I. INTRODUCTION
The demands for high-speed, low-power analog to II. DEPENDENCY OF THE CLOCK-JITTER EFFECTS ON
digital conversion have recently made Continuous- THE DAC's OUTPUT SHAPE
Time Delta-Sigma Modulators (CT-AXMs) the most A. SI DACs
suitable alternative to other Analog to Digital Referring to Fig. 1(a), in CT-AXMs, clock jitter
Converter (ADC) techniques. In high-speed changes the feedback value by altering the pulse-width
applications, CT AXMs show their role off by of the feedback DAC's output signal. So, clock-jitter
introducing higher sampling rate/bandwidth, lower causes a slight random variation on the amount of
thermal noise, built in antialiasing filtering and lower- charge fed back to the loop-filter in each clock cycle.
power consumptions [1],[2]. However, they are This charge error strongly depends on the shape of the
susceptible to some nonidealities such as the quantizer DAC output signal and consequently, the performance
and feedback delay and more importantly clock jitter in of the modulator will be dependent on the shape of the
their feedback Digital to Analog Converters (DACs). DAC output.
The former limitation has been studied well and some
robust techniques and solutions have been proposed to In the case of the SI DAC, shown in Fig. 1(b), the
resolve them. Also, there have been some proposed output of the DAC has constant values ±IsI. Due to
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Fig. 1. a) A CT E~M with a general DAC scheme. b) SI DAC c) SC DAC d) SIN DAC e) Output current of SI, SC, SIN and the proposed SSI DAC.
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time jitter in the clock signal, both the width and the the increase in the power consumption of the integrator
position of the feedback pulse changes. The latter one, which it feeds. It is essential that the integral of the
i.e. the pulse position jitter, has much less effect than analogue feedback signal undertaken in each clock
the pulse-width error [4] and is not considered period is the same as the integral of the one in the
throughout this paper. Supposing the clock jitter causes ordinary SI. Hence, due to the exponential shape of the
a timing error of At with a variance of Ui2, and the analogue feedback of this technique, and considering
DAC output current levels are lIsI, the variance of the the pulsing shape of the SI feedback, it can be easily
charge transferred into the loop-filter is: seen that the peak of the current feeding back to the
integrator(s) with this technique is much bigger than
2 _ Oj.SI (1) the one in the SI method. This phenomenon is
qSI
- 42 demonstrated in Fig. l(e) wherein the current shape in
where o is the pulse-width duration per cycle. For a this technique with a peak of Ip-sc is compared to the
Non-Retun-to-Zero (NRZ) pulse, 1 and for a Return- current shape of a typical SI feedback with an
to-Zero (RZ) one, 0<3 <1. For the sake of simplicity amplitude of Is,. For instance, if at the end of the
and comparison with other feedback sh,,p, second phase, the feeding current is around one percentand comparison with other feedback shapes, of the one in SI (Is,), the peak of the current in this
throughout this paper, we assume to have a RZ pulse technique (Ip-sc) is more than six times bigger than 1s,.
with 500 duty cycle, i.e. SF0.5. Indeed, this technique uses the SC feedback and
The maximum signal amplitude is assumed to be - requires an integrator with a higher Slew-Rate (SR)
3dB compared to the DAC output signal, so the and Unity-Gain-Bandwidth (UGBW) in comparison to
maximum variance ofthe signal charge is: the SI DAC feedback.
12T2 On the other hand, the SC DAC technique is not2 SITs (2) fully CMOS compatible and is not suitable for multi-
4
. . . bit operations because of the matching issues and
where Ts is the clock period. Ifjitter noise is white and linearization difficulties. This issue especially gets
is the dominant noise at the output of the modulator, important in very high-speed applications where the
the maximum achievable SNR is the maximum input stability is achieved by the multi-bit DAC in the
power divided by the noise power in the signal band,fb. feedback. Moreover, the input (virtual ground) of the
So the maximum SNR of the modulator with an SI integrator that is linked to the output node of the DAC
feedback DAC is: affects the DAC output shape and its jitter insensitivity.
SNR = ____gf2 1)= lOLo (3) C. SIN DACsSNmaxs =lIOLogI I=lOLog22mSI 27qsl1/OSR) 64 OSR fb 2u) The other proposed technique to alleviate clock-jitter noise effects is to use a Sine-shaped DAC [7]. A
B. SCDACs simplified schematic of this technique is depicted in
In [3], using an SC DAC instead of an SI one for Fig. l(d). As seen in Fig. l(d), the clock transition acts
CT modulators has been proposed to reduce the effects when the DAC output is almost minimum and hence
of clock jitter followed by some reported studies in [4], the time jitter in the clock signal causes a small charge
[5]. error in comparison to the SI DAC. An analytical
Fig. 1(c) shows an SC DAC. During the first phase, analysis of this kind of feedback DAC in CT AEMs can
the capacitor C is charged and during the second phase, be found in [7], [8].
it is discharged to the resistor. This function produces From the jitter suppression point of view, SIN DACs
an exponential shape signal fed-back to the modulator. are not as effective as SC DACs. On the other hand,
As seen in Fig. l(c), at the time of clock transition, from the realization point of view, this technique
almost all the capacitor charge has been fed back to the suffers from some drawbacks such as difficulty in
modulator and the time jitter in the clock signal causes realization, sensitivity to the pulse position jitter
a small charge error in comparison to the SI DAC in (unlike the other mentioned DACs), sensitivity to
Fig. 1(b). Following the same analytical procedure as feedback delay, higher power consumption and also
was done for the SI DAC, we have: noise issues.
1 K1 ~2T N (4) III. SWITCHED SHAPED-CURRENT (SSI) TECHNIQUE
SNRmaXsc OLog 2 2 TS To reduce the effects of clock-jitter in the CT-8OSRf7QbaX EAXMs with no extra demands for SR, DC-gain and
UGBW of the integrators, we need to find a DAC that
where rmR. C and oj<Ts, r . Comparing equations (3) while it has a reasonable amplitude, the most part of its
and (4) shows the improvement of the jitter charge has been fed back to the modulator at the time
insensitivity of this structure. The bigger ]'/i the more of clock transitions.
the improvement. A S tutr
This technique is simple and suppresses clock-jitterInteposdtchiu,awthdDA
adequately. However, it has some fundamental..
drawbacks. The main problem of this architecture iS strcuei sdwt neeatsae-urn
output named SSI [6]. In this technique, we benefit
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from the behavior of a biased-transistor in its saturation capacitance of triode-M3. The circuit remains in this
and triode regions. For instance, in the CMOS mode till M3 enters deep triode region (VdsM3 °O).
technology, in the saturation region of a transistor,
regardless of the drain-to-source voltage, the drain-to- * Region R.3: After M3 goes to deep triode, V,
source current is almost constant. When the transistor reaches the gate-source voltage of MS (node a] in
goes to the triode region, it acts like a resistor and its Fig. 2(b)) and still decreases linearly but with a rate
drain-to-source voltage may diminish to zero. of Irefl/(C+CM3+CgM5) where CgM5 is the gate
Therefore, if a capacitor is discharged through a capacitance of MS. Hence, the voltage of node a]
biased-transistor, one can expect a current shape that is starts to decrease linearly and MS starts going to weak
like a pulse with an almost exponential shape in its inversion causing its current IssI to drop off. In this
falling edge as shown in Fig. 1(e). As a simple region, MI is still in the saturation region. The time
explanation of the SSI technique, shown in Fig. 2(a), interval of regions R. 1-R.2 (Tsat) and region R.3 (Tli,)
first a constant amount of charge is stored in capacitor can be roughly estimated by:
C and then it discharges through a biased-transistor, C
MI. The output will therefore be set to the function of Tat C (Ve,f - VGS5) CM3 <<C
the transistor's current, Irefi. I efl (5)
There can be many ways to realize this technique | C+CgM5Tlin ~(VGS5 Vth)
obtaining similar results without departing from the I,efl
spirit of the SSI method. Fig. 2(b) shows a single-bit where Vth is the threshold voltage ofMS.
realization [6]. It includes a cascode current mirror
which its current comes from a capacitor during the * Region R.4: When the voltage of node a] meets
second phase. MI's saturation point, it starts decreasing
exponentially and makes MS completely turn off.
During the first phase, 01, capacitor C is fully This is the region that the clock transition will take
charged to a reference signal Vref. During the second place.
phase, 02, capacitor C is discharged through transistor As it is expected, the output current is almost a
MI which is cascoded by transistor M3. This cascode pulse-shaped. The pulse amplitude of this analogue
tail in parallel with a tail of two diode-connected current (Ip.ss), shown in Fig 1(e), is slightly bigger
transistors M2&M4 constitute a cascode current-mirror. than the ISI from the SI DAC and is much smaller thanAs it is shown in Fig. 2(b), the transistors MI and M3
are biased such that in the saturation region, their thepeakcurrentoftheSCDAC(Is-sc)
drain-to-source currents Irefi is a multiple of the The size of the capacitor, the analogue reference
reference current IreO. voltage Vref and the cascode current mirror should be
set properly to meet two criteria. Firstly, the outputTo produce the output current ofthe DAC, a tinFcal signal should fall to a low enough level before the end
switched-currentocand se d as sn in FIg. of the phase (Tp in 1(e)) to ensure that the clock
2(b)sistor.To mir and sense .te r cofpM,to the transition time has a minimal effect on the output's
sucofM.Tetransistor MS gact s torthe integral. Secondly, the falling edge of the output signal
*sour of MI h tans should arrive just before (and not too early) the end oftransistor Of Mi or M2Y the phase (TP in Fig. 1(e)). If the output signal goes
The circuit works in the following regions as shown down too early, although the clock jitter has a minimal
in Fig. 2(c): effect, the output signal's amplitude (IP-SSI in Fig. l(e))
should be increased to have the equivalent output
*pRegion R.1: At the start of the discharging of signal's integral. The bigger the output signal, the more
capacitor C at the second phase, 02, Mi, M3 and MS power consumption in the modulator.
are in the saturation region and the voltage across
capacitor C, Vc, linearly decreases with the rate of Calculating the clock-jitter for this circuit is a
nearly Irefi/C. It remains in this mode till Vc meets the complicated job as it needs analysing the transistors
saturation voltage ofM3. working in saturation, triode and week inversion modes.
Using equation (5), one can start simulating the circuit
* Region R.2: When M3 starts going to the triode with a rough operating point to determine the shape of
region, Vc still decreases linearly with a slight slower the output signal at the clock transition followed by the
rate of nearly Iref]/(C+CM3) where CM3 is the drain




Fig. 2. (a) The basic structure of the SSI jitter-insensitive DAC. (b) A single-bit example of it can be used in a CT-E~M(c) Its output current behaviour.
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CT Modulator (Si DAC) with clock-jiOer
clock-j itter. CT Modulatolr (SS1 [IJDAQ wCitholuCt MdtrkwthittefCT Modulator (SSt DAQ wittt cloch-jitter
B. Noise Performance
Like the clock-jitter analysis, noise calculation of
the structure is a difficult task as the system is dynamic SNDi
and most of the transistors' operating points are
changing between saturation and off regions.
The (KT/C) noise of the two switches contaminates SND1Rl85i'& Bf
the reference voltage and so changes the M5-on-
duration. Transistors M3 and M4's noises go almost SDR-87.5
straight to node a] (Fig. 2(b)). Transistor MI has the 10 i 104
most noise contribution. If voltage Vn1 presents on its Input FrequencyQlz)
gate, on one hand MS's current, Issj, decreases by a Fig. 3. The output PSD of the third order CT-AIM using SI and
factor of gm,l9m3.gm5. Vnl and on the other hand, the M5- SSI DAC schemes with and without the presence of clock-jitter.
on-duration decreases nearly by a factor of SI DAC to 86.5dB for the modulator with the proposed
Ts,a/I,el ggmi. Vnl as the current of MI increases and SSI technique.
capacitor C discharges more rapidly.
It is worth mentioning that using a betterLooking at transistor M2, if voltage V"2 iS present tcnlg mrvs te cokjte-eeto
on its gate, while MS's cuffrent, ISSI, decreases by a teholg Impoe th clc itrrJetooncits gate MS's5crnt, the bat behaviour of the SSI DAC as the parasitic capacitors'factor of (i-g,Igm3)ggmnS V12, the MS-on-duration sizes decrease and so the parasitic current flowsincreases nearly by a factor of Tsat/Irefl.gm]. Vn2. As it is diminish at the transition times.
seen, unlike MI, these two effects are in the opposite
direction and result in M2 having a minor noise V. CONCLUSION
contribution. A clock-jitter insensitive SI DAC has been
A very important point in this structure is the noise presented which can be used in CT AXMs. The
performance of the bias current IrefO. Generally, bias technique does not introduce extra demands on the
currents in the current steering DACs are the main modulator and is fully compatible with CMOS
noise contributors. Suppose there is an unwanted processes and multi-bit operations. Circuit-level
current In in parallel with Irefo. As shown in Fig. 2(b), simulations demonstrated the high levels of immunity
although it increases MS's current, IssI, the M5-on- ofthe proposed technique to clock-jitter.
duration decreases nearly by a factor of Tsat.InIrefi.
Likewise for M2, these two effects are in the opposite VI. REFERENCES
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